

T 7 0 2 7 1 9 1 X



IN THE UNITED STATES PATENT AND TRADEMARK OFFICE

APPLICATION FOR LETTERS PATENT

* * * * *

Semiconductor Memory Circuitry

* * * * *

INVENTORS:

Brent Keeth
Pierre Fazan

ATTORNEY'S DOCKET NO. MI22-356



TECHNICAL FIELD

This invention relates to semiconductor memory fabrication at the 64M, 16M and 4M integration levels.

BACKGROUND OF THE INVENTION

High density integrated circuitry is principally fabricated from semiconductor wafers. Upon fabrication completion, a wafer contains a plurality of identical discrete die areas which are ultimately cut from the wafer to form individual chips. Die areas or cut dies are tested for operability, with good dies being assembled into separate encapsulating packages which are used in end-products or systems.

One type of integrated circuitry comprises memory. The basic unit of semiconductor memory is the memory cell. Capable of storing a single bit of information, the memory cell has steadily shrunk in size to enable more and more cells per area of a semiconductor substrate or wafer. Such enables integrated memory circuitry to be more compact, as well as faster in operation.

Example semiconductor memories include ROMs, RAMs, PROMs, EPROMs and EEPROMs. Some emphasize compactness and economy over speed. Others focus on lightning-fast operation. Some store data indefinitely, while others are so temporary they must be refreshed hundreds of times every second. The smallest memory cell comprises the single transistor and single capacitor of a dynamic random access memory (DRAM).

1 One industry accepted manner of classifying a memory chip is by
2 the number of final functional and operably addressable memory cells
3 which are contained on a single chip. To maximize density, individual
4 cells are arranged in multiple repeating memory arrays. DRAM
5 fabrication has progressed to the point where millions of functional and
6 operably addressable memory cells can be included in a single chip.
7 Maximizing density of single transistor and other memory cells is a
8 continuing goal in semiconductor memory fabrication.

9 With each new fabricating generation, the number of memory cells
10 per die has historically increased by a factor of four. For example
11 what is commonly referred to as the 256K generation (262,144
12 addressable DRAM cells per chip) led to the 1M generation (1,048,576
13 addressable DRAM cells per chip). The 1M generation led next to the
14 4M generation (4,194,304 addressable DRAM cells per chip). The 4M
15 generation led to the 16M generation (16,777,216 addressable DRAM
16 cells per chip), which next led to the 64M generation (67,108,864
17 addressable DRAM cells per chip). The industry is presently working
18 on the next factor of four generation, referred to as 256M (268,435,456
19 DRAM cells per chip), which has a memory cell pitch 0.6 micron.
20 Historically with each generation, the number of addressable memory
21 cells per chip increases exactly by a factor of four with an attendant
22 increase in chip area. However, the increase in chip area has not
23 been directly proportional to the increase in cells due to improved
24 processing techniques which enable the individual memory cell size to

1 be shrunk and thereby density to increase. Nevertheless, each next
2 generation puts four times the number of memory cells from the
3 previous generation on a single chip.

4 5 6 **BRIEF DESCRIPTION OF THE DRAWINGS**

7 Preferred embodiments of the invention are described below with
8 reference to the following accompanying drawings.

9 Fig. 1 is a diagrammatic sectional view of a semiconductor wafer
10 fragment.

11 Fig. 2 is a view of the Fig. 1 wafer shown at a processing step
12 subsequent to that shown by Fig. 1.

13 Fig. 3 is a view of the Fig. 1 wafer shown at a processing step
14 subsequent to that shown by Fig. 2.

15 Fig. 4 is a view of the Fig. 1 wafer shown at a processing step
16 subsequent to that shown by Fig. 3.

17 Fig. 5 is a view of the Fig. 1 wafer shown at a processing step
18 subsequent to that shown by Fig. 4.

19 Fig. 6 is a view of the Fig. 1 wafer shown at a processing step
20 subsequent to that shown by Fig. 5.

21 Fig. 7 is a view of the Fig. 1 wafer shown at a processing step
22 subsequent to that shown by Fig. 6.

23 Fig. 8 is a view of the Fig. 1 wafer shown at a processing step
24 subsequent to that shown by Fig. 7.

1 Fig. 9 is a view of the Fig. 1 wafer shown at a processing step
2 subsequent to that shown by Fig. 8.

3 Fig. 10 is a diagrammatic top view of Fig. 9.

4 Fig. 11 is a view of the Fig. 1 wafer shown at a processing step
5 subsequent to that shown by Fig. 9.

6 Fig. 12 is a view of the Fig. 1 wafer shown at a processing step
7 subsequent to that shown by Fig. 11.

8 Fig. 13 is a diagrammatic sectional view of another semiconductor
9 wafer fragment.

10 Fig. 14 is a view of the Fig. 13 wafer shown at a processing step
11 subsequent to that shown by Fig. 13.

12 Fig. 15 is a view of the Fig. 13 wafer shown at a processing step
13 subsequent to that shown by Fig. 14.

14 Fig. 16 is a diagrammatic sectional view of still another
15 semiconductor wafer fragment.

16 Fig. 17 is a view of the Fig. 16 wafer shown at a processing step
17 subsequent to that shown by Fig. 16.

18 Fig. 18 is a view of the Fig. 16 wafer shown at a processing step
19 subsequent to that shown by Fig. 17.

20 Fig. 19 is a diagrammatic sectional view of yet another
21 semiconductor wafer fragment.

22 Fig. 20 is a diagrammatic top view of Fig. 19.

23 Fig. 21 is a diagrammatic sectional view of yet still another
24 semiconductor wafer fragment.

1 Fig. 22 is a diagrammatic top view of Fig. 21.

2 Fig. 23 is a view of the Fig. 21 wafer shown at a processing
3 sequence subsequent to that shown by Fig. 21.

4 Fig. 24 is a diagrammatic sectional view of another semiconductor
5 wafer fragment.

6 Fig. 25 is a diagrammatic top view of Fig. 24.

7 Fig. 26 is a diagrammatic top view of an alternate embodiment
8 layout.

9 Fig. 27 is a perspective diagram illustrating digit line twist or
10 swapping in a vertical plane.

11 Fig. 28 is a perspective diagram illustrating alternate digit line
12 twist or swapping in a vertical plane.

13 Fig. 29 is a perspective diagram illustrating further alternate digit
14 line twist or swapping in a vertical plane.

15 Fig. 30 is a perspective diagram illustrating still further alternate
16 digit line twist or swapping in a vertical plane.

17 Figs. 31 and 32 are top diagrammatic and schematic views of
18 memory circuitry layouts.

19 Fig. 33 is a diagrammatic sectional view of a semiconductor wafer
20 fragment as would be positionally taken along and through the digit line
21 of Fig. 26.

22 Fig. 34 is a perspective view of a semiconductor package.

23 Fig. 35 is a diagrammatic view of circuitry layout for a
24 semiconductor memory device.

DETAILED DESCRIPTION OF THE PREFERRED EMBODIMENTS

This disclosure of the invention is submitted in furtherance of the constitutional purposes of the U.S. Patent Laws "to promote the progress of science and useful arts" (Article 1, Section 8).

Implementing memory and other electronic circuitry involves connecting isolated devices through specific electric paths. Further, it is necessary to electrically isolate devices built into the substrate from one another. Electrical isolation of devices as circuit density increases is a continuing challenge.

One method of isolating devices involves the formation of a semi-recessed or fully recessed oxide in the nonactive (or field) area of the substrate. These regions are typically termed as "field oxide" and are formed by LOCal Oxidation of exposed Silicon, commonly known as LOCOS. One approach in forming such oxide is to cover the active regions with a thin layer of silicon nitride that prevents oxidation from occurring therebeneath. A thin intervening layer of a sacrificial pad oxide is provided intermediate the silicon substrate and nitride layer to alleviate stress and protect the substrate from damage during subsequent removal of the nitride layer. The unmasked or exposed field regions of the substrate are then subjected to a wet H_2O oxidation, typically at atmospheric pressure and at temperatures of around $1000^\circ C$, for two to four hours. This results in field oxide growth where there is no masking nitride.

1 However at the edges of the nitride, some oxidant also diffuses
2 laterally. This causes the oxide to grow under and lift the nitride
3 edges. Because the shape of the oxide at the nitride edges is that of
4 a slowly tapering oxide wedge that merges into another previously
5 formed layer of oxide, it has commonly been referred to as a "bird's
6 beak". The bird's beak is a lateral extension or encroachment of the
7 field oxide into the active areas where the devices are formed.
8 Although the length of the bird's beak depends upon a number of
9 parameters, the length is typically 0.15 micron - 0.5 micron per side.

10 This thinner area of oxide resulting from the bird's beak provides
11 the disadvantage of not providing effective isolation in these regions,
12 and as well unnecessarily consumes precious real estate on the
13 semiconductor wafer. Further, as the circuit density (commonly referred
14 to as minimum device pitch) falls below 1.0 micron, conventional
15 LOCOS techniques fail due to excessive encroachment of the oxide
16 beneath the masking stack. The closeness of the masking block stacks
17 in such instances results in effective joining of adjacent bird's beaks,
18 thus effectively lifting the stacks and resulting in no masking effect to
19 the oxidation.

20 This disclosure provides an alternate technique which enables use
21 of a dry, high pressure, O_2 oxidizing ambient for oxidizing conditions
22 to minimize bird's beak encroachment. This disclosure also provides an
23 alternate technique of forming field oxide regions in a manner which
24 favorably minimizes bird's beak size. This disclosure also provides an

1 alternate technique enabling elimination of field oxide regions between
2 certain adjacent memory cells.

3 Further, the reduction in memory cell size required for high
4 density DRAMs results in a corresponding decrease in the area available
5 for the storage node of the memory cell capacitor. Yet, design and
6 operational parameters determine the minimum charge required for
7 reliable operation of the memory cell despite decreasing cell area.
8 Several techniques have been developed to increase the total charge
9 capacity of the cell capacitor without significantly affecting the cell area.
10 These include structures utilizing trench and container-shaped stacked
11 capacitors.

12 This disclosure provides an alternate technique which enables
13 capacitance to be maximized within a given area. This disclosure also
14 provides an alternate technique enabling closer mask opening tolerances
15 by reducing mask misalignment spacing between adjacent devices.

16 The area on a substrate consumed by memory integrated circuitry
17 is impacted by the number of conductive layers which are provided for
18 producing the circuitry. Generally, the lower the number of conductive
19 line layers, the simpler the process but the greater the area consumed
20 by the memory cell. The substrate area consumed by the memory cells
21 can be reduced by providing more conductive line layers, but at the
22 expense of process complexity.

23 This disclosure provides an alternate technique of using a
24 comparatively larger number of conductive line layers enabling taking full

1 advantage of the elimination of field oxide regions between certain
2 adjacent memory cells as alluded to above.

3 One or more of the above described techniques, or other
4 techniques, can be utilized in the production of 64M, 16M or 4M
5 memory chips in accordance with the invention, with the invention only
6 being limited by the accompanying claims appropriately interpreted in
7 accordance with the doctrine of equivalents.

8 The discussion initially proceeds with description of processes for
9 forming field oxide regions in manners which minimize bird's beak
10 encroachment into substrate active ^{regions} ~~ares~~. Fig. 1 illustrates a
11 semiconductor wafer fragment in process for formation of a pair of
12 adjacent field oxide regions having a minimum pitch of less than or
13 equal to 0.7 micron, and is indicated generally with reference
14 numeral 10. Such is comprised of a starting bulk semiconductor silicon
15 substrate 12. A sacrificial pad oxide layer 14 is thermally grown over
16 semiconductor substrate 12 to a thickness of from 20 Angstroms to
17 100 Angstroms. A masking layer 15, preferably Si_3N_4 , is provided over
18 sacrificial pad oxide layer 14 to a thickness of from 500 Angstroms to
19 3000 Angstroms. The function of layer 14 is to cushion the transition
20 of stresses between silicon substrate 12 and nitride layer 15. Nitride
21 layer 15 will function as the masking layer for ultimate formation of the
22 field oxide regions.

23 Referring to Fig. 2, first nitride layer 15 has been patterned and
24 etched as shown to form nitride masking blocks 16, 17 and 18. A

1 channel-stop implant can be conducted prior to removing the illustrated
2 masking blocks. The etch to produce nitride blocks 16, 17 and 18 is
3 substantially selective to oxide layer 14. However, the etch does result
4 in removal of a portion of pad oxide layer 14 in an uneven manner
5 due in part to the inherent preferred thinness of layer 14. Blocks 16,
6 17 and 18 are provided to define and thereby overlie desired active
7 area regions on the substrate. The illustrated masking blocks provide
8 an example preferred minimum pitch 20 of adjacent blocks of less than
9 or equal to 0.7 micron, with 0.6 being a specific example.

10 Referring to Fig. 3, the wafer is preferably subjected to a wet
11 isotropic etch to remove remaining portions of exposed sacrificial oxide
12 layer 14 from the substrate. This also produces undercut etching of
13 layer 14 beneath nitride blocks 16, 17 and 18, as shown.

14 Referring to Fig. 4, the wafer is subjected to oxidizing conditions
15 to grow a preferred second sacrificial oxide layer 13 having a thickness
16 of from 60 Angstroms to 120 Angstroms. Layer 13 will function as a
17 silicon etch stop, as will be apparent subsequently. The thickness of
18 layer 13 has an effect on the resultant bird's beak size. The thicker
19 layer 13, the larger will be the bird's beak size after field oxidation.

20 Referring to Fig. 5, a layer 30 of silicon is provided over
21 patterned masking nitride blocks 16, 17 and 18, and over second
22 sacrificial oxide layer 13. A preferred material for layer 30 is
23 polysilicon deposited to a thickness ranging from 200 Angstroms to
24 1000 Angstroms. Alternate materials, by way of example only, include

1 amorphous silicon and porous silicon. Subsequently, a second masking
2 layer 32 is provided over silicon layer 30 also to a preferred thickness
3 of from 200 Angstroms to 1000 Angstroms. Layer 32 preferably
4 constitutes a material which is selectively etchable relative to underlying
5 silicon material 30. Example preferred materials include SiO_2 and
6 Si_3N_4 , with SiO_2 being more preferred. The thickness of layer 32 is
7 used to set the length of the foot portion independent of the first
8 spacer height, as will be apparent subsequently.

9 Referring to Fig. 6, second masking layer 32 is anisotropically
10 etched to define pairs 33, 34 and 31 of second masking layer sidewall
11 spacers over silicon layer 30, and to outwardly expose portions of silicon
12 layer 30. The anisotropic etch is preferably conducted selectively
13 relative to silicon layer 30, as shown. Pairs 33, 34 and 31 of second
14 masking sidewall spacers define interconnected respective pairs 35, 36
15 and 37 of respective masked laterally opposed and outwardly projecting
16 foot portions of silicon layer 30.

17 Referring to Fig. 7, exposed portions of silicon layer 30 are
18 anisotropically etched selectively relative to second sacrificial oxide
19 layer 13 to form respective pairs 38, 40 and 42 of silicon sidewall
20 spacers. Silicon sidewall spacer pair 38 includes laterally opposed and
21 laterally outward projecting foot portion pair 35. Silicon sidewall spacer
22 pair 40 comprises laterally opposed and laterally outward projecting foot
23 portion pair 36. Silicon sidewall spacer pair 42 includes laterally
24 opposed and laterally outward projecting foot portion pair 37.

1 Referring to Fig. 8, second masking layer sidewall spacers 33, 34
2 and 31 are stripped from the substrate. Alternately, these spacers can
3 remain at this point in the process and be stripped after field
4 oxidation. Further as an alternate, spacers 33, 34 and 31 might remain
5 after field oxidation. Most preferred is removal of such spacers now
6 as shown in Fig. 8.

7 Referring to Fig. 9, the wafer is subjected to oxidizing conditions
8 which oxidizes the silicon of bulk substrate 12 and silicon sidewall
9 spacers 38, 40 and 42 to form the illustrated pair 44 and 45 of field
10 oxide regions. Any of a number of oxidizing conditions might be used.
11 One example includes oxidizing in an O_2 ambient at a pressure of at
12 least 15 atmospheres. The atmosphere will preferably be essentially
13 void of H_2O during the oxidizing, and constitutes essentially pure O_2
14 or O_2 injected into the reactor in combination with a carrier gas, such
15 as N_2 or Ar. The preferred upper pressure limit for such an oxidation
16 is 50 atmospheres, with 25 atmospheres being a more preferred
17 condition. The preferred temperature range during such an oxidation
18 is from $950^\circ C$ to $1300^\circ C$. Growth rate in such a dry oxygen ambient
19 at 25 atmospheres pressure at $1000^\circ C$ is 4000 Angstroms per 70
20 minutes. Such oxidation is preferably conducted to provide field oxide
21 regions 44 and 45 to have a location of maximum thickness of from
22 1500 Angstroms to 3000 Angstroms. As depicted, field oxide regions 44
23 and 45 define substrate active area 25 therebetween. During field
24 oxidation, a very thin layer of oxide (20 - 200 Angstroms, and not

shown) may form atop masking blocks 16, 17 and 18 from transformation of the Si_3N_4 to SiO_2 .

Also during oxidation, silicon sidewall spacers 38, 40 and 42, being of a silicon material similar to substrate 12, are also oxidized and grow in volume to approximately twice their original size. This results in formation of what is referred to as "Mickey Mouse" ears 46. However, the preferred 200 Angstroms to 1000 Angstrom thin nature of silicon layer 30 which ultimately forms silicon spacers 35, 36 and 37 results in smaller (thinner) "Mickey Mouse" ears 46. This provides the subsequent advantage of minimizing upper topography of the resultant field oxide regions. Further, the elongated nature of foot portions 35, 36 and 37 (Fig. 8) advantageously provides adequate lateral displacement to prevent significant oxygen encroachment to minimize bird's beak formation beneath nitride blocks 16, 17 and 18.

Fig. 10 illustrates a diagrammatic top view of Fig. 9 emphasizing the illustrated field oxide regions 44 and 45, and active area 25 therebetween. A staggered layout of the active area regions is preferably utilized, with pitch 20 being the minimum pitch between the most closely adjacent field oxide regions. The staggering produces a wider pitch 21 (Fig. 10 only) between further spaced adjacent field oxide regions, as shown. During field oxidation, the location of maximum field oxide thickness typically occurs centrally relative to the respective widths of the regions along the wider pitch line 21. Field

oxide thickness is typically less along pitch line 20, where substrate stress is greater due to closeness of the adjacent nitride masks.

Fig. 11 illustrates stripping of first masking layer material blocks 16, 17 and 18 from the substrate, and subsequent stripping of second sacrificial oxide layer material 13. Further, essentially any remnants of first sacrificial oxide layer 14 which might be remaining would also be removed. In the course of such removals, any oxide formed atop blocks 16, 17 and 18 would be removed, resulting in removal of oxide from atop field oxide regions 44 and 45 in a quantity of from 50 Angstroms to 250 Angstroms. Further, removal of layer 13 will preferably remove an additional 50 Angstroms to 500 Angstroms of oxide from the field regions. Such also advantageously results in reduced ears 46a. Subsequently, a third sacrificial oxide layer 48 is preferably grown (i.e., from 150 Angstroms to 350 Angstroms over the silicon substrate) to eliminate the undesired formation of the silicon-nitride during the field oxidation (commonly referred to as the "Kooi effect"). Such oxide growth results in an estimated growth of field oxide regions 44 and 45 of from 50 Angstroms to 200 Angstroms.

Referring to Fig. 12, third sacrificial oxide layer 48 is stripped from the substrate. Such also etches from 200 Angstroms to 400 Angstroms of field oxide regions 44 and 45, and desirably has the effect of essentially eliminating the remaining sharp points 46a to produce an upper smooth topography for such field oxide regions. Thus, bird's beak encroachment into active area is minimized. Field

oxide regions 44 and 45 might also alternatively be provided to be recessed relative to bulk substrate 12.

The discussion next proceeds regarding improved techniques for roughening polysilicon surfaces for use in enhancing capacitance in capacitor constructions. More particularly and initially with reference to Figs. 13 - 15, a semiconductor wafer fragment in process is indicated generally with reference numeral 50. Such comprises a bulk semiconductor substrate 52 (typically p-doped monocrystalline silicon) having an n-type diffusion region 54 provided therein. Diffusion region 54 comprises a node to which electrical connection to a capacitor plate is to be made. A layer 56 of insulative silicon dioxide is provided over bulk substrate 52, and provided with a container opening 58 therein to diffusion region 54. The wafer is placed within a chemical vapor deposition reactor, and a layer 60 of *in situ* conductively doped amorphous silicon is chemical vapor deposited over the depicted substrate at a first temperature, which is below 600°C.

An example preferred process for providing layer 60 would be to place the wafer in a six liter reactor with the wafer maintained at 560°C and a reactor pressure at 80 Torr. SiH_4 and phosphine are fed to the reactor at respective flow rates of 500 sccm and 300 sccm for 400 seconds. Such will produce a layer 60 having a thickness of approximately 1,000 Angstroms. By way of example only, disilane could be substituted for SiH_4 at a flow rate of 300 sccm while the other parameters remain constant. Such will produce layer 60 to

1 approximately 1,000 Angstroms in 15 seconds. For purposes of the
2 continuing discussion, doped amorphous silicon layer 60 has an outer
3 surface 62 of a first degree of roughness.

4 Referring to Fig. 14, the substrate temperature within the reactor
5 is raised at a selected rate to an annealing second temperature which
6 is between 550°C and 950°C. The substrate is maintained at the second
7 annealing temperature for a period of time sufficient to convert doped
8 amorphous silicon layer 60 into a doped polysilicon layer 65 having an
9 outer surface 64 of a second degree of roughness which is greater than
10 the first degree of roughness. Substrate 50 is not removed from the
11 reactor nor exposed to any oxidizing conditions between the time of
12 deposition of amorphous silicon layer 60 and its conversion to
13 polysilicon layer 65.

14 The selected ramp rate for the temperature increase is preferably
15 less than or equal to 10°C/sec. Ramp rates of 30°C and 40°C were
16 also utilized and while a roughness increase of surface 62 to surface 64
17 was observed, the increase was not as significant as where the ramp
18 rate was kept at a lower rate of at or below 10°C/sec. The annealing
19 second temperature is also kept at preferably below 700°C to minimize
20 the thermal budget on the wafer during processing.

21 The reactor ambient during the annealing process is preferably
22 kept at a vacuum pressure. Alternately, an inert atmosphere of for
23 example N₂ can be utilized. Preferably, the reactor pressure during the
24 amorphous silicon deposition and annealing steps is the same pressure,

1 with such being greater than 0.01 Torr. Where an inert gas is
2 provided within the reactor during the annealing step, reactor pressures
3 of greater than or equal to 760 Torr can be utilized.

4 Example actual anneals were conducted at wafer temperatures of
5 650°C, 660°C, 670°C, 680°C, 700°C, 750°C, 800°C and 850°C. Reactor
6 pressures were varied from 400 mTorr to 80 Torr with and without N₂.
7 Deposition times ranged from 30 seconds to 900 seconds. Temperature
8 ramp rates between the amorphous silicon deposition and the annealing
9 ranged from 4°C/sec to 10°C/sec. The best results at producing
10 maximized surface roughness of surface 64 as compared to original
11 surface 62 occurred at 670°C for between 30 and 60 seconds, where the
12 ramp rate between deposition and anneal was approximately 5 °C/sec.

13 Such a resultant surface is advantageously used in the formation
14 of improved capacitor constructions in memory circuitry. Fig. 15
15 illustrates a dielectric layer 67 and subsequently deposited outer
16 capacitor plate 68 (conductively doped polysilicon) provided to complete
17 formation of a capacitor construction 59.

18 Figs. 16-18 illustrate an alternate embodiment construction and
19 process which incorporates at least one additional process step over that
20 depicted by Figs. 13-15. Like numbers from the Figs. 13-15
21 embodiment are utilized where appropriate, with differences being
22 indicated with the suffix "a" or with different numerals. Fig. 16
23 illustrates the same essential Fig. 13 wafer fragment 50a incorporating
24 additional features and at a subsequent processing step to that shown

1 by Fig. 13. Specifically and after provision of *in situ* doped amorphous
2 silicon layer 60, the substrate temperature is raised at a selected rate
3 to an intermediate silicon seeding temperature. At the seeding
4 temperature, a discontinuous layer of silicon particles 69 is provided
5 atop doped amorphous silicon layer 60. This occurs within the same
6 reactor and without any intervening exposure of the wafer to oxidizing
7 conditions between the time of amorphous silicon deposition and
8 provision of the discontinuous seeding particles. The seeds constitute
9 discrete clusters of silicon atoms.

10 A preferred process for providing the silicon particles is to feed
11 a silicon source gas to the reactor which comprises a gaseous compound
12 of the formula $\text{Si}_n\text{H}_{2n+2}$, where "n" is an integer greater than or equal
13 to 1. An example process in accordance with the above described
14 embodiment would be to feed disilane gas to the reactor at a rate of
15 5 sccm to 10 sccm for from 30 to 60 seconds. Preferably,
16 discontinuous silicon particles 69 are provided to have a particle
17 diameter of from 10 Angstroms to 50 Angstroms. An example seeding
18 temperature is 600°C, with the selected first ramp rate to the seeding
19 temperature being at or below 10°C/sec. The silicon seeding
20 temperature is preferably at or below 600°C. The result is production
21 of an inherently rougher outer surface 62a than layer 62 of the
22 previous embodiment.

23 Referring to Fig. 17, the substrate again within the same chemical
24 vapor deposition reaction and without any intervening exposure of the

1 wafer to oxidizing conditions, has its temperature raised at a second
2 selected rate to the annealing temperature which is between 550°C and
3 950°C. Again, the preferred rate is at or below 10°C/sec. The
4 substrate is maintained at the annealing temperature for a period of
5 time sufficient to convert the doped amorphous layer into a doped
6 polysilicon layer 65a having outer surface 64a, with such outer surface
7 having a second degree of roughness which is greater than the first
8 degree of roughness of amorphous silicon layer outer surface 62a.

9 An advantageous phenomenon occurs in utilization of silicon
10 particles 69. The amorphous silicon of layer 60 migrates on
11 surface 62a and agglomerates onto the silicon seeds/particles 69, creating
12 bumps and valleys and therefore an outer polysilicon surface having
13 even greater roughness. Fig. 17 depicts the particles 69 as being
14 discrete at the conclusion to the annealing processing step. More
15 typically, such particles would no longer exist as discrete particles, and
16 would rather constitute a part of the homogeneously formed polysilicon
17 crystal lattice of layer 65a. An example annealing temperature wherein
18 a silicon seeding temperature of 600°C is utilized would be 630°C. Also
19 possible in accordance with the invention, the annealing temperature and
20 seeding temperature might be the same temperature, such that the
21 second selected temperature ramp rate is 0° C/sec.

22 Referring to Fig. 18, a capacitor dielectric layer 67a and cell
23 plate layer 68a are provided to produce a resultant capacitor
24 construction 59a. Layers 67a and 68a will have slightly greater

1 roughness than the first described embodiment due to the enhanced
2 roughening produced by the silicon seeding process.

3 One additional problem associated with density maximization of
4 memory circuitry concerns required spacing which is provided between
5 adjacent devices, such as between a bit line contact and a capacitor
6 construction. The problem is best understood with reference to Figs. 19
7 and 20.

8 Fig. 19 illustrates a semiconductor wafer fragment comprising a
9 pair of DRAM container capacitor constructions 72 and 74 having a bit
10 contact plug 75 extending vertically therebetween. Other typical circuit
11 components, such as field oxide regions, bulk substrate and an overlying
12 bit line are not shown or described as such are not particularly
13 pertinent to the points here being made. Each capacitor 72, 74 is
14 formed within a respective container opening 76 within a previously
15 provided insulating dielectric layer. Each comprises a storage node
16 plate 78 and an overlying capacitor dielectric layer 80. A capacitor cell
17 plate, common to both capacitors, is typically provided in the form of
18 an electrically conductively doped polysilicon layer 82. Layer 82
19 effectively comprises a sheet as-deposited, with essentially all cell plates
20 of the capacitors being electrically connected to or constituting a part
21 of this sheet.

22 However, contact openings or holes are cut through the sheet at
23 certain locations to enable electrical connection with areas lower in the
24 substrate, such as for the illustrated bit plug 75. Such is accomplished

1 by providing an opening in sheet 82, as is depicted by a mask opening
2 outline 84. Subsequently, a bit contact 86 is provided laterally within
3 the confines of sheet opening 84. Accordingly, the resultant bit line
4 plug 75 will be effectively electrically isolated from cell plate 82.

5 The above illustrated openings 76, 84 and 86 are provided by
6 three different and separate photolithographic masks. Due to the
7 possibility of mask misalignment, tolerance for mask misalignment must
8 be provided relative to each mask such that certain masks will not
9 overlap with one another. For example, spacing "x" provides for an
10 area for relative misalignment of the masks to produce openings 84 and
11 86 relative to one another. Further, spacing "y" is provided to assure
12 misalignment tolerance for the storage node 76 container etch verses the
13 cell plate sheet opening 84 etch. Typically, the misalignment tolerance
14 for both spacings "x" and "y" is 0.15 micron, providing for a true
15 spacing between bit plug 75 and storage node layer 78 of 0.3 micron.
16 However, 0.3 micron is more than what is required to provide sufficient
17 electrical isolation between the contact plug and the adjacent capacitors,
18 resulting in greater real estate being consumed for a pair of adjacent
19 memory cells that is otherwise required.

20 Such extra spacing can be overcome to a degree in a manner
21 described with reference to Figs. 21-23. Like numerals from the
22 Figs. 19 and 20 embodiment are utilized where appropriate, with
23 differences being indicated by the suffix "b", or with different numerals.
24 Specifically, the lateral or horizontal misalignment tolerance between the

1 respective container openings 76 and the adjacent sheet contact
2 opening 84 are reduced on each side of bit plug opening 86 by a
3 factor of the "y" spacing. Thus in connection with the described
4 embodiment, the adjacent pair of containers 76 can be placed
5 0.3 micron closer to one another, thus increasing circuit density. Such
6 is essentially accommodated for by allowing or providing for the
7 misalignment tolerance of spacing "y" to be in a vertical direction as
8 opposed to a horizontal direction.

9 Specifically, capacitor storage node containers 78b are recessed
10 relative to the upper surface of the container dielectric layer at least
11 by the misalignment tolerance distance "y". Thereby, true mask
12 misalignment tolerance for mask opening 84 is equal to twice the sum
13 of the thicknesses of capacitor cell plate layer 82 and dielectric
14 layer 80. Fig. 21 illustrates essential perfect alignment of mask
15 opening 84 relative to the distance between containers 76, with mask
16 opening 84 corresponding in lateral expanse to the distance between the
17 closest distance between container openings 76.

18 Fig. 21 illustrates an example etch of 82 which would otherwise
19 occur if an anisotropic etch were conducted through mask opening 84
20 relative to cell plate layer 82. However as shown in Fig. 23, the etch
21 through mask opening 84 is conducted to be isotropic. This will
22 undercut etch layer 82 beneath the photoresist to cause further
23 displacement of the edge of cell poly layer 82 relative to the edge of
24 bit contact opening 86. Thus adequate "x" and "y" misalignment spacing

1 is provided relative to the storage node, sheet opening and bit line
2 contacts by extending the "y" misalignment tolerance substantially
3 vertically as opposed to horizontally. There will be an associated loss
4 in capacitance due to recessing of storage node capacitor plates 78b,
5 which effectively shrinks the size of plates 78b.

6 Example integration of one or more of the above processes is
7 described with reference to Figs. 24 and 25. Such illustrate a
8 semiconductive wafer fragment 90 comprised of a bulk substrate 92 and
9 field oxide regions 94. Preferably, field oxide regions 94 are produced
10 in accordance with the above described processes to minimize bird's
11 beak encroachment. The area between field oxide regions 94 constitutes
12 active area 95. A series of four word lines 96, 97, 98 and 99 are
13 illustrated in Fig. 24. Each is comprised of a composite of five layers,
14 namely, a gate oxide layer, a conductively doped polysilicon layer, a
15 WSi_x layer, an oxide layer, and a Si_3N_4 capping layer. Electrically
16 insulative sidewall spacers, typically formed of Si_3N_4 , are also provided
17 relative to the respective word lines, as shown.

18 An insulating dielectric layer 100, typically borophosphosilicate glass
19 (BPSG), is provided outwardly of the illustrated word lines. A pair of
20 container capacitor constructions 102 and 104 is provided as shown. An
21 intervening bit contact plug 106 extends vertically between capacitors 102
22 and 104. The illustrated construction constitutes two memory cells of
23 a DRAM array, with such cells sharing a bit contact and an intervening
24

1 substrate diffusion region (not shown). Contacts 107, 108, and 109 for
2 the respective components to bulk substrate 92 are provided as shown.

3 Each capacitor 102, 104 is preferably constructed by a combination
4 of the processes provided above. For example, each comprises a
5 storage node 110 constituting conductively doped polysilicon preferably
6 deposited to have a rough outer surface as described above. Further,
7 each storage node layer 110 is preferably recessed relative to the outer
8 surface of insulating dielectric layer 100 to enable the lateral expanse
9 of the wafer consumed by mask misalignment tolerance to be reduced
10 as described above. Such facilitates placing of capacitors 102, 104 and
11 bit contact 106 closer to one another. A capacitor dielectric layer 112
12 and outer conductive cell polysilicon layer 114 are provided as shown.

13 An insulating dielectric layer 116, typically BPSG, is provided
14 outwardly of capacitor constructions 102 and 104. Bit contact plug 106
15 is provided therethrough and through insulating dielectric layer 100 to
16 bit contact 108. Bit plug 106 preferably comprises the illustrated
17 composite of layer 118 of titanium, layer 120 of TiN as a barrier layer,
18 and layer 122 of elemental tungsten. Where layer 118 interfaces with
19 bulk silicon substrate 92, a conductive WSi_x forms.

20 Insulating dielectric layer 116 is provided with a planarized outer
21 surface atop which a digit line 124 is provided. Such is illustrated as
22 a simple line in Fig. 25 for clarity. Digit line 124 would typically
23 comprise a composite of a lower adhesion layer 126 of titanium, a bulk
24 mass conductive layer 128 of aluminum or an aluminum alloy, and an

1 outer anti-reflective coating layer 130 of TiN. In this described
2 embodiment, all digit lines of the array would be provided at the same
3 essential level as digit line 124.

4 Another insulating dielectric layer 132 is provided outwardly of bit
5 line 124, and provided with a planarized outer surface. Composite
6 patterned electrically conductive runners 136 are shown outwardly of
7 layer 132 (Fig. 24). Such conductive runners typically are not utilized
8 as part of the DRAM memory array, but are utilized in the pitch and
9 the peripheral circuitry of such arrays.

10 Fig. 25 illustrates, by dashed outline 140, the area which is
11 consumed by a single memory cell in accordance with this embodiment.
12 Such area can be considered or described as relative to a minimum
13 capable photolithographic feature dimension "F". As shown, a single
14 memory area 140 is 4F wide by 2F deep, thus providing a consumed
15 area for a single memory cell of $8F^2$.

16 The Fig. 24 circuit constitutes a die which is fabricated to include
17 four composite conductive line layers. The first of those layers
18 constitutes composite word lines 96, 97, 98 and 99 which are collectively
19 formed from the same essential processing steps. The second composite
20 conductive line layer constitutes cell plate polysilicon layer 114. Within
21 the memory array, such a layer can be considered as constituting a
22 sheet through which isolated waffle-like openings (i.e., the openings 84
23 of the previous described embodiment) are provided for provision of
24 isolated bit plugs 106 therethrough. Yet in the area of the peripheral

1 circuitry or the pitch circuitry to the memory array, layer 114 would be
2 patterned to form one or more conductive lines to provide desired
3 electrical interconnection.

4 The third composite conductive line layer constitutes digit
5 lines 124, while the fourth conductive line layer constitutes the
6 composite peripheral conductors 136.

7 This disclosure further provides an alternate process which enables
8 elimination of field oxide regions within the memory array, thus
9 facilitating greater circuit density. As background, field oxide regions
10 provide electrical isolation between certain adjacent banks of memory
11 cells within the array. Field oxide by definition defines breaks in the
12 active area formed within the bulk substrate between adjacent cells.
13 For example, see Fig. 25 which shows a break between the two
14 adjacent active area regions 95. Such results from field oxide formed
15 therebetween, with the illustrated word lines 99 and 96 running atop
16 such field oxide region for gating a staggered set of memory cells
17 within the array. The lateral expanse of the field oxide and word
18 lines 96 and 99 for the staggered active area array constitute circuit
19 area which is consumed on a semiconductor substrate. Specifically, each
20 memory cell of a DRAM array has 1.5 times the minimum
21 photolithographic feature size, F, of its lateral expanse consumed by
22 field oxide and area for word lines 96 and 99. In accordance with one
23 preferred aspect of this disclosure, memory cell area devoted to
24

1 electrical isolation from an adjacent cell and to word lines 96 and 99
2 can be reduced from 1.5F to 0.5F.

3 Specifically, Fig. 26 illustrates a continuous active area 295 formed
4 within the bulk substrate relative to the associated overlying bit
5 line 224. A series of capacitor contacts 207 and a series of bit line
6 contacts, 208 are formed relative to continuous active area 295. Word
7 line pairs 297 and 298 share an intervening bit contact of adjacent pairs
8 of memory cells, which in turn share a diffusion region in the bulk
9 substrate. Electrical isolation between the adjacent pairs of memory
10 cells is provided by intervening isolating conductive lines 225 which are
11 formed in conjunction with the formation of word lines 297 and 298.
12 Lines 225 in operation are connected with ground or a suitable negative
13 voltage, such as V_{ss} or V_{BB} , and effectively substitute for the electrical
14 isolation formerly provided by field oxide.

15 The elimination of field oxide also enables elimination of
16 conventional active area stagger within the array, thus eliminating area
17 consumed by word lines 96 and 99 of the Fig. 25 embodiment. Thus
18 the 4F lateral expanse consumed by a memory cell of Fig. 25 is
19 capable of being reduced to 3F in the Fig. 26 embodiment (See
20 dashed outline 240 in Fig. 26). This ~~result~~ ^{reduces} ~~in~~ the area consumed by
21 a single cell of $6F^2$, as compared to the $8F^2$ of the Fig. 25
22 embodiment.

23 However, bit line circuitry requirements and associated bit line
24 spacing also play a role in the ability to shrink individual memory cell

1 area within an array to a $6F^2$ level. Specifically, an actual bit line or
2 data line structure is comprised of a pair of digit lines, namely D and
3 D* (also referred to as "digit bar"), which connect with a single sense
4 amplifier. Prior to the 256K memory cell level integration, D and D*
5 ran in two separate, but adjacent, arrays with sense amplifiers being
6 interposed between the arrays. This arrangement later came to be
7 referred to as "open architecture". However once DRAMs reached
8 256K density, the open architecture proved to be inadequate because of
9 poorer signal to noise.

10 As a result, "folded bit line architecture" and improved cell
11 designs were developed to overcome an unacceptable noise level. With
12 a folded architecture, D and D* run sided by side in common
13 horizontal planes, but swap horizontal positions at various locations
14 within a single array, thus producing a noise canceling effect.

15 However with a smaller memory cell size of $6F^2$ or lower being
16 available, the space consumed by D and D* and their associated
17 circuitry becomes a limiting barrier to the $6F^2$ size. In accordance with
18 another preferred aspect of this disclosure, D and D* are fabricated to
19 lie adjacent one another in common vertical planes to facilitate folded
20 architecture and density maximization.

21 For example, Fig. 27 illustrates one embodiment of a vertical
22 three level twist or swap design of D and D* to facilitate achieving
23 preferred equal bit line lengths running on the upper and lower levels
24 of the design. As illustrated on the left side of Fig. 27, a digit D

1 line 310 is on Level 1, while a complementary digit D* line 312 is on
2 a Level 2 and directly beneath D line 310. D line 310 drops down
3 to Level 2 at 314, then to a Level 3 where it is routed around the D*
4 line by a conductive area 316, and is then elevated back up to Level 2
5 at 315. Accordingly, D line 310 has achieved a twist or a swap in the
6 vertical direction, or Z-axis, from Level 1 to Level 2. A similar
7 vertical twisting or swapping occurs for D* line 312. It drops down
8 from Level 2 to Level 3, is routed around D line 310 and area 316
9 by a conductive area 318, and is then elevated to Level 2 at 313 and
10 ultimately to Level 1 at 322. Accordingly, the twisting or swapping is
11 relatively to the "z" direction, with attendant "x" and "y" area being
12 consumed on Level 3 for areas 316 and 318.

13 Fig. 28 shows an alternate four level twist or swapping
14 configuration. A conductive path 319 is provided at a sub-Level 4.
15 Level 4 might comprise a substrate implant, polysilicon, metal, etc.
16 Formation of a transistor from regions 316 and 319 is however highly
17 undesirable.

18 Fig. 29 shows an alternate three level configuration. As shown,
19 the twisting or swapping of D line 310 and D* 312 occurs relative to
20 Level 2 and Level 3 within Level 1.

21 Fig. 30 shows another alternate configuration. Digit line D 330
22 is moved down one level to 336 via 332 and 334, while D* is twisted
23 upward to 340 via 342. Region 342 extends outward in the x-y plane,
24 while D line 330/336 stays in the same x-y configuration. Region 342

1 also extends into or within the vertical plane of an adjacent pair of
2 digit lines D 346 and D* 348. To accommodate this extension of
3 region 342, the bottom D* line 348 is moved to Level 3 along a
4 region 350, and then brought back up to Level 2.

5 Fig. 31 is a rough diagrammatic view of a preferred memory
6 array. The horizontal running lines principally comprise pairs of D and
7 D* digit lines, with each pair extending relative to a shared sense
8 amplifier 370. A series of word lines 373 extend from respective row
9 decoders 372. Intervening electrically conductive isolation lines 374 are
10 provided as shown, and connect relative to a common grounding node
11 line 376 between the upper and lower illustrated sections of a memory
12 array.

13 For ease of illustration in Fig. 31, the digit line pairs feeding the
14 respective sense amps 70 appear as if they were horizontally spaced
15 side-by-side relative to one another. In actuality, the subject digit line
16 pairs are vertically oriented relative to one another in accordance with
17 the above preferred described embodiments. For example with respect
18 to the top illustrated pair on Fig. 31, a digit D line 360 and a digit
19 D* line 364 are illustrated. Twisting or swapping relative to a vertical
20 plane is indicated by the "x" crossing at location 368. Other staggered
21 swapping of the other pairs are also shown. Most desirably, each line
22 of each pair spends 50% of its length on each of the top and bottom
23 portion of the vertical aligned orientation.
24

1 Referring to Fig. 32, a layout for a portion of a DRAM array
2 having the preferred double-layer twisted digit lines is depicted. Six
3 digit line pairs (DP0, DP2, DP2, DP3, DP4 and DP5) are shown in this
4 abbreviated layout. Each pair consists of a D line and D* line aligned
5 in a common vertical plane. The uppermost digit lines and lowermost
6 digit lines are depicted as being of different widths for clarity in the
7 drawings. In reality, they would be of the same width. The illustrated
8 dashed rectangles comprise active area, with numerals 381 denoting bit
9 contacts thereto. Lines 382 comprise word lines, while lines 383 are
10 isolation lines substituting for field oxide as described above. Vertical
11 contact vias (CV) are represented by the squares marked with an "X".

12 In the depicted portion of the array, digit line pairs DP0, DP2
13 and DP4 undergo the preferred twist or swap within region 371 by S1,
14 CV3 and CV4, and by S2, CV1 and CV2. Digit line pairs DP1, DP3
15 and DP5 are untwisted in this portion of the array. The alternating
16 twist pattern not only provides for efficient reduction of capacitive
17 coupling between adjacent digit line pairs, but it also provides room for
18 the twisting operation.

19 It will be noted that portions of first conductive strip S1 and
20 second conductive strip S2 are vertically aligned with portions of
21 adjacent digit line pairs. This is possible because first and second
22 conductive strips S1 and S2 are not on level with either of the adjacent
23 double-layer digit lines. The interconnect pattern could be any of the
24 patterns as depicted by Figs. 27 - 31, or different patterns.

1 With the vertical twist or swap embodiment, the signal to noise
2 ratios are kept acceptably low. Most preferably, the vertical
3 arrangement and the crossing digit lines are provided to allow for equal
4 top and bottom orientation and access to the appropriate memory cells.
5 Additionally, the adjoining digit pair of lines are also switched
6 appropriately to diminish signal to noise problems. Further, the vertical
7 plane swapping facilitates $6F^2$ or smaller memory cell size.

8 Preferably, the twisting locations in the array are at quarter
9 marks, either the first and third quarter, or at the halfway mark in the
10 array. This allows for different digit line pair arrangements to be
11 located next to each other. Further, the memory cells may be located
12 between, along side, on top, or underneath the bit lines, thus
13 accommodating for trench, stacked, or elevated designs.

14 Fig. 33 is an example cross sectional view of a wafer
15 fragment 390 as would be positionally taken through and along the bit
16 line of Fig. 26. It is similar to Fig. 24 but for two notable exceptions.
17 Like numerals from Fig. 24 are utilized where appropriate with
18 differences of any significance being indicated with different numerals.
19 The first notable exception is absence of field oxide regions within the
20 array, with conductive isolation lines 383 substituting therefor. Word
21 lines of the array are designated with numerals 382.

22 The second notable exception concerns provision of the digit line
23 as two composite lines, namely D line 394 and D* line 395 separated
24 by an insulating dielectric layer 393. Each composite digit line is

1 preferably of the same construction as composite line 124 of Fig. 24.
2 An insulating dielectric layer 397 overlies composite D* line 395
3 intermediate patterned lines 136. Thus in this described embodiment,
4 the circuitry constitutes a die which is fabricated to include five
5 composite conductive line layers. The first of those layers constitutes
6 composite lines 382 and 383 which are collectively formed in the same
7 essential processing steps. The second composite conductive line layer
8 constitutes cell plate polysilicon layer 114, which is patterned to form
9 lines in the area peripheral to the array.

10 The third and fourth composite conductive line layers constitute
11 D and D* 394 and 395, respectively. The fifth conductive line layer
12 constitutes the composite peripheral conductors 136.

13 The above described constructions are advantageously utilized to
14 produce semiconductor memory devices, such as depicted in Figs. 34 and
15 35. Specifically, a semiconductor die 150 (Fig. 35) is encapsulated in
16 a package 152 (Fig. 34). Such is shown in the form of a dual in-line
17 package (DIP) constituting a ceramic encapsulating body 154 having a
18 series of electrically conductive interconnect pins 156 extending outwardly
19 therefrom (Fig. 34).

20 Die 150 (Fig. 35) is comprised of a series of 64 multiple memory
21 arrays 160 arranged as shown. The area immediately surrounding the
22 respective array areas 160, such as the illustrated areas 162, contain
23 what is referred to as pitch circuitry, as such circuitry is "on pitch" with
24 the conductive lines which extend outwardly from the associated memory

1 arrays 160. Such pitch circuitry 162 would comprise, for example, sense
2 amplifier circuitry, equilibration circuitry, bias devices, I/O decoders, and
3 other circuitry.

4 Die areas 164, 166, 168, 170, 172 and 174 constitute what is
5 referred to as peripheral circuitry. Pitch circuitry areas 162 would
6 electrically connect with the peripheral circuitry areas, with the
7 peripheral circuitry electrically interconnecting with the illustrated series
8 of bond and probe pads 175. Suitable wires or other means would be
9 utilized to connect with bond pads 175 to provide electrical connection
10 to pins 156 of Fig. 34. The peripheral circuitry would preferably
11 include the operably interconnected control and timing circuitry, address
12 and redundancy circuitry, data and test path circuitry, and voltage supply
13 circuitry which collectively enable full access to all addressable memory
14 cells of the memory arrays. For example, peripheral circuitry
15 region 164 would typically comprise global column decode and column
16 addressing circuitry. Section 174 could include section logic, DC sense
17 amps and write drivers. Peripheral circuitry regions 170 and 172 would
18 include power amplifiers, power busing and chip capacitors.
19 Regions 166 and 168 would include other logic circuitry.

20 One or more of the above described processes and die
21 configuration can facilitate formation of 64M, 16M, and 4M memory die
22 or devices having smaller size or consumed monolithic die area than has
23 heretofore been practically achieved. For example, at a 64M memory
24 cell integration level, a total of no more than 68,000,000 (typically

1 exactly 67,108,864) functional and operably addressable memory cells are
2 arranged within collective multiple memory arrays 160. The occupied
3 area of all of the functional and operably addressable memory cells on
4 the die consumed within the multiple memory arrays will have a total
5 combined area which is no greater than 53 mm².

6 In accordance with standard semiconductor memory fabrication, the
7 respective memory arrays are provided with redundant memory cells
8 which after test can be operably fused to replace inoperable memory
9 cells created during fabrication. Where an inoperable memory cell is
10 determined during tests, the entire respective row (word line) or column
11 (bit line) is fused out of operation, and a substitute operable redundant
12 row or column substituted in its place. Accordingly during fabrication,
13 the individual respective memory arrays, such as in the above Fig. 35
14 example and for 16M integration, are intended to be fabricated to
15 include more than 1/64th of the total operable memory cells of the
16 finished memory device to contend with inoperable circuitry undesirably
17 fabricated within the arrays.

18 However upon final fabrication and assembly, the respective
19 memory arrays are provided to contain 1/64th of the total memory cells
20 of the memory device/chip. Accordingly, each array 160 would have an
21 area which is greater than the sum of 1/64th of the area which would
22 be taken up by the total functional and operably addressable memory
23 cells within the respective sub-array. Regardless, that surface area of
24 the die which is consumed by the memory cells which are finally

1 functional and operably addressable through final fusing or other means
2 will have a total combined area (although perhaps disjointed if internal
3 inoperable cells are fused out) in this inventive example which is no
4 greater than 53 mm². However, the area consumed by a respective
5 individual array 160 will be greater than 1/64th of the described
6 53 mm² due to the redundant circuitry. Sixty four (64) sub-arrays is
7 the preferred number for 16M integration, while 256 sub-arrays would
8 be more preferred and typical for 64M integration.

9 There will be areas on die 150 within at least one array 160
10 where at least 100 square microns of continuous die surface area has
11 a collection of all operable memory cells, with no inoperable memory
12 cells being included within that particular 100 square micron area. In
13 accordance with one aspect of the invention, there will be at least 128
14 memory cells within such 100 square microns of continuous die surface
15 area.

16 The above described preferred maximum 53 mm² area occupied
17 by finally functional and addressable memory cells on a die for 64M
18 integration is with respect to the above described four or less composite
19 conductive line layers construction of Fig. 24. With such four
20 conductive line layers, the peripheral circuitry, the pitch circuitry and
21 the memory arrays will have a total combined continuous surface area
22 on the die which is less than or equal to 106 mm².

23 Where five composite conductive line layers are utilized, the die
24 area consumed by all of the functional and operably addressable

1 memory cells will have a reduced total combined area (although again,
2 most likely non-continuous/disjointed) which is no greater than 40 mm²
3 for 64M integration. Further in such instance, the peripheral circuitry,
4 the pitch circuitry and the memory arrays will have a total combined
5 continuous surface area on the die which is less than or equal to
6 93 mm².

7 Further for the example five composite conductive line layers
8 construction, there will be areas on die 150 within at least one
9 array 160 where at least 100 square microns of continuous die surface
10 area has a collection of all operable memory cells, with no inoperable
11 memory cells being included within that particular 100 square micron
12 area. In accordance with an aspect of the invention, there will be at
13 least 170 memory cells within such 100 square microns of continuous die
14 surface area.

15 In accordance with another aspect of the invention and at the
16 16M memory cell integration level, a total of no more than 17,000,000
17 (typically exactly 16,777,216) functional and operably addressable memory
18 cells are provided by the multiple memory arrays 160. The occupied
19 area of all of the functional and operably addressable memory cells on
20 the die consumed within the multiple memory arrays will have a total
21 combined area which is no greater than 14 mm². Such is achievable,
22 by way of example only and not by way of limitation, in the context
23 of a four or less composite conductive line layers construction as
24 described above with respect to example Figs. 24 and 25. In such

1 instance, the periphery circuitry, the pitch circuitry and the memory
2 arrays have a total combined continuous surface area on the die which
3 is less than or equal to 35 mm^2 . Also, at least one of the memory
4 arrays which contain at least 100 square microns of continuous die
5 surface area will have at least 128 functional and operably addressable
6 memory cells.

7 Where five composite conductive line layers are utilized, the die
8 area consumed by all of the functional and operably addressable
9 memory cells will have a reduced total combined area (although again,
10 most likely non-continuous/disjointed) which is no greater than 11 mm^2
11 for 16M integration. Further in such instance, the peripheral circuitry,
12 the pitch circuitry and the memory arrays will have a total combined
13 continuous surface area on the die which is less than or equal to
14 32 mm^2 . Further, at least one of the memory arrays which contain at
15 least 100 square microns of continuous die surface area will have at
16 least 170 functional and operably addressable memory cells.

17 For example with respect to the above described Fig. 35 depiction
18 and a five composite conductive line layers construction, at the 16M
19 integration level, each of the 64 memory arrays 160 would include 256K
20 (truly 262,144) functional and operably addressable memory cells. An
21 example ultimate dimension for chip 150 is 3.78 mm by 8.20 mm,
22 resulting in a total continuous die area of 31.0 mm^2 .

23 In accordance with another aspect of the invention and at the 4M
24 memory cell integration level, a total of no more than 4,500,000

1 (typically exactly 4,194,394) functional and operably addressable memory
2 cells are provided by the multiple memory arrays 160. The occupied
3 area of all of the functional and operably addressable memory cells on
4 the die consumed within the multiple memory arrays will have a total
5 combined area which is no greater than 3.3 mm^2 . Such is achievable,
6 by way of example only and not by way of limitation, in the context
7 of a four or less composite conductive line layers construction as
8 described above with respect to example Figs. 24 and 25. In such
9 instance, the periphery circuitry, the pitch circuitry and the memory
10 arrays have a total combined continuous surface area on the die which
11 is less than or equal to 11 mm^2 . Also, at least one of the memory
12 arrays which contain at least 100 square microns of continuous die
13 surface area will have at least 128 functional and operably addressable
14 memory cells.

15 Where five composite conductive line layers are utilized, the die
16 area consumed by all of the functional and operably addressable
17 memory cells will have a reduced total combined area (although again,
18 most likely non-continuous/disjointed) which is no greater than 2.5 mm^2
19 for 4M integration. Further in such instance, the peripheral circuitry,
20 the pitch circuitry and the memory arrays will have a total combined
21 continuous surface area on the die which is less than or equal to
22 10.2 mm^2 . Further, at least one of the memory arrays which contain
23 at least 100 square microns of continuous die surface area will have at
24 least 170 functional and operably addressable memory cells.

1 The above described products provide example memory circuit
2 integration at the 64M, 16M, and 4M integration levels utilizing less die
3 surface area than has previously been achieved at such integration
4 levels. Such can facilitate making the ultimate size of the resultant
5 package smaller by making the integrated dies potentially smaller.
6 Further for the manufacturer, more dies per wafer are capable of being
7 achieved thus increasing yield, thereby lowering manufacturing costs and
8 increasing profitability. Further, the higher memory cell density enables
9 lower operating power and greater speed with less parasitic capacitance.
10 Further, the word lines and digit lines can be shorter, and lower overall
11 voltages can be utilized.

12 In compliance with the statute, the invention has been described
13 in language more or less specific as to structural and methodical
14 features. It is to be understood, however, that the invention is not
15 limited to the specific features shown and described, since the means
16 herein disclosed comprise preferred forms of putting the invention into
17 effect. The invention is, therefore, claimed in any of its forms or
18 modifications within the proper scope of the appended claims
19 appropriately interpreted in accordance with the doctrine of equivalents.
20
21
22
23
24